

BEST AVAILABLE COPY

English Translation of JP H04-253209

(19) Japanese Patent Office (JP)

(12) Laid-Open Disclosure Public Patent Bulletin (A)

(11) Publication Number: Japanese Patent Laid-Open No. H04-253209

(43) Date of Publication: September 9, 1992

5	(51) Int. Cl. ⁵	Identification Number	JPO File Number	FI
	G06F 1/06	D	8427-4M	
	H01L 27/04		7368-5B	G06F 1/04 311 A

Request of Examination: not made

10 The Number of Claims: 3 (4 pages in total)

(21) Application No.: H03-29444

(22) Date of filing: January 29, 1991

(71) Applicant: 000232036

NEC integrated circuit micro-computer system corp.

15 1-403-53, Kosugi-machi, Nakahara-ku, Kawasaki-shi, Kanagawa-ken

(72) Inventor: Yutaka Yamagami

c/o NEC integrated circuit micro-computer system corp.

1-403-53, Kosugi-machi, Nakahara-ku, Kawasaki-shi, Kanagawa-ken

(74) Representative: Patent attorney:

20 Masanori Fujimaki

(54) [Title of the Invention] CLOCK DRIVER CIRCUIT

(57) [Abstract]

[Object]

25 Preventing switching noises of clocks in different phases from being mutually affected through power supply lines.

[Construction]

30 A power supply line 3 and a ground line 5 that each supply a power supply to first-phase clock driver gate circuits 11 and 12 and a power supply line 4 and a ground line 6 that each supply a power supply to second-phase clock driver gate circuits 13 and 14 are wirings that are mutually independent.

[Effects]

BEST AVAILABLE COPY

English Translation of JP H04-253209

Switching noises of clocks in different phases are prevented from being mutually affected through power supply lines, and waveforms of clocks in different phases are prevented from increasing crossover voltages thereof.

5 [Scope of Claim]

[Claim 1]

A clock driver circuit characterized in that, in a clock driver circuit that supplies clock signals for a plurality of phases, a power supply line and a ground line of a clock signal driving portion in each phase are mutually independent of a power supply
10 line and a ground line of a clock signal driving portion for a different phase.

[Claim 2]

A clock driver circuit according to claim 1 characterized in that the power supply line and the ground line of the clock signal driving portion in each phase are independent in every phase.

15 [Claim 3]

A clock driver circuit according to claim 1 or 2 characterized in that the clock signal driving portion in the same phase is connected to a common power supply line and ground line.

[Detailed Description of the Invention]

20 [0001]

[Industrial Field of the Invention]

The present invention relates to a clock driver circuit, in particular, a clock driver circuit that supplies multiphase clocks to a circuit.

[0002]

25 [Related Art]

In a conventional clock driver circuit that is supplied with clock signals in a plurality of phases, which each differs in changing time, for example, a driver circuit of non-overlapping multiphase clocks, a clock line driving portion of each phase is supplied with a power supply by a common power supply line and ground line.

30 [0003]

Generally, a load capacity of a clock line is extremely large as compared with

BEST AVAILABLE COPY

English Translation of JP H04-253209

other signal lines; therefore, a high power supply current flows in accordance with switching of the clock driver circuit. Accordingly, noises occur in a power supply line and a ground line. This power supply noise is mutually affected between non-overlapping clocks in different phases.

5 [0004]

For example, in a case of non-overlapping two-phase clocks when it is tried to generate a clock waveform like FIG. 3, noises like FIG. 4 occur in the waveform of a power supply line and a ground line. Consequently, clock a waveform that is outputted from a clock driver circuit is transformed like FIG. 5 and a crossover voltage in a waveform of clocks in different phases are increased.

10

[0005]

[Problem to be Solved by the Invention]

As described above, in the conventional non-overlapping multiphase clock circuit, switching noises of clocks in different phases are mutually affected through a power supply line and a ground line, and crossover voltages of the clock in different phases are increased. In the worst case, the crossover voltage exceeds a threshold of a switching element. Such a distortion of a clock waveform causes various malfunctions in a digital circuit.

15

[0006]

For example, when gate potential of a switching element is increased due to the distortion of a clock waveform, the element is in a conductive state at an unnecessary time; thus, a malfunction such as holding miss in a dynamic circuit or leak-out of a signal in a latch circuit occurs.

20

[0007]

The present invention is implemented in view of the above problems and, it is an object to provide a clock driver circuit where switching noises of clocks in different phases are not mutually affected through a power supply line and a ground line.

25

[0008]

[Means for Solving the Problem]

A clock driver circuit according to the present invention is characterized in that, in a clock driver circuit that supplies clock signals for a plurality of phases, a power

30

BEST AVAILABLE COPY

supply line and a ground line of a clock signal driving portion for each phase are mutually independent of a power supply line and a ground line of a clock signal driving portion for a different phase.

[0009]

5 [Operation]

In a clock driver circuit of the present invention, a power supply line and a ground line of a clock signal driving portion for each phase is not common to a power supply line and a ground line of a clock signal driving portion for a different phase; therefore, switching noises of clocks in different phases are not mutually affected through the power supply line and the ground line.

[0010]

[Embodiment]

Hereinafter, an embodiment of the present invention will be explained with reference to the accompanying drawings.

15 [0011]

FIG. 1 shows a configuration of a clock driver circuit that relates to one embodiment of the present invention, and a non-overlapping two-phase clock driver circuit with inverting logical output is given as an example in this embodiment.

[0012]

20 A clock driver circuit of FIG. 1 has a phase control circuit 2 including two NAND gates and three inverters, and clock driver gate circuits 11 to 14 each including a P-MOSFET and an N-MOSFET. The clock driver gate circuits 11 to 14 includes a first-phase positive-phase clock driver gate circuit 11, a first-phase negative-phase clock driver gate circuit 12, a second-phase positive-phase clock driver gate circuit 13, and a
25 second-phase negative-phase clock driver gate circuit 14. The first-phase positive-phase clock driver gate circuit 11 and the first-phase negative-phase clock driver gate circuit 12 are connected to a high potential reference potential source 15 and a low potential reference potential source 16 through a common high potential power supply line, that is, a power supply line 3 and a common ground power supply line, that
30 is, a ground line 5, respectively. The second-phase positive-phase clock driver gate circuit 13 and the second-phase negative-phase clock driver gate circuit 14 are

BEST AVAILABLE COPY

English Translation of JP H04-253209

connected to the high potential reference potential source 15 and the low potential reference potential source 16 through a common high potential power supply line, that is, a power supply line 4 and a common ground power supply line, that is, a ground line 6, respectively. In other words, the first-phase clock driver gate circuits 11 and 12 and
5 the second-phase clock driver gate circuits 13 and 14 which are different to each other are each supplied with a power supply from the high potential reference potential source 15 and the low potential reference potential source 16 through the power supply lines 3 and 4 and the ground lines 5 and 6 which are different to each other.

[0013]

10 Next, an operation of a device in this embodiment that is composed in this manner will be explained.

[0014]

An original clock that is supplied to an input terminal 1 is divided into each phase to be supplied to the clock driver gate circuits 11 to 14 after passing through the
15 phase control circuit 2. The clock driver gate circuits 11 to 14 each drive a load through output terminals 7 to 10. The power supply lines 3 and 4 are each wired independently from the high potential reference potential source 15, and the power supply line 3 supplies high potential power supply output to the first-phase clock driver gate circuits 11 and 12 whereas the power supply line 4 supplies high potential power
20 supply output to the second-phase clock driver gate circuits 13 and 14. The ground lines 5 and 6 are each wired independently from the low potential reference potential source 16, and the ground line 5 supplies low potential power source output, that is, ground potential to the first-phase clock driver gate circuits 11 and 12 whereas the ground line 6 supplies low potential power source output, that is, ground potential to the
25 second-phase clock driver gate circuits 13 and 14.

[0015]

Switching is performed at the same time both in the first-phase clock driver gate circuits 11 and 12, as well as both in the second-phase clock driver gate circuits 13 and 14. In this case, since there is a gap in a switching time between the first-phase
30 clock driver gate circuits 11 and 12 and the second-phase clock driver gate circuits 13 and 14, in a conventional case, the first-phase clock driver gate circuits and the

BEST AVAILABLE COPY

second-phase clock driver gate circuits are in a relation to interfere with each other due to switching noise. However, in the configuration of FIG. 1, the power supply lines 3 and 4 are independent of each other and the ground lines 5 and 6 are also independent of each other; therefore, mutual interference between each phase due to switching noises
5 does not occur.

[0016]

Next, this situation will be explained with reference to waveforms.

[0017]

FIG. 6 is a diagram showing an example of output waveforms and power
10 supply waveforms of a conventional clock driver circuit. A fluctuation of a power supply voltage is generated at a variation point of a first-phase clock CK1 and an inverted signal thereof CK1B. In the same manner, a fluctuation of a power supply voltage is generated at a variation point of a second-phase clock CK2 and an inverted signal thereof CK2B. Therefore, the first-phase clock and the second-phase clock are
15 interfering with each other.

[0018]

FIG. 2 is an example of output waveforms and power supply waveforms of a clock driver circuit according to the present invention. Each of these waveforms is waveforms in the output terminals 7 and 8, the power supply line 3, the ground line 5,
20 the power supply line 4, the ground line 6, and the output terminals 9 and 10 of FIG. 1. As shown in FIG. 6, the power supply noises that occur in the power supply line 3 and the ground line 5 at a variation point of the waveforms of the output terminals 7 and 8 in the first phase are not transmitted to the power supply line 4 and the ground line 6 in the second-phase. In the same manner, the power supply noises that occur in the power
25 supply line 4 and the ground line 6 at a variation point of the output terminals 9 and 10 are not transmitted to the power supply line 3 and the ground line 5. Therefore, waveforms of the clock signals outputted to the output signals 7, 8, 9, and 10 are not distorted.

[0019]

30 Accordingly, by separating each of power supply lines and ground lines of clock signal driving portions in a plurality of phases to be independent, switching noises

BEST AVAILABLE COPY

that occur from the clock signal driving portion for each phase is not mutually affected through the power supply lines and the ground lines; thus, increase of a crossover voltage in waveforms of clocks in different phases can be prevented. Consequently, in a digital circuit that is controlled by clocks, a malfunction such as holding miss or
5 leak-out of a signal, which often occurred in the conventional case, can be prevented.

[0020]

The present invention is not limited to the above embodiment and can be implemented by transforming variously like, for example, also separating a power supply line and a ground line of positive-phase and negative-phase clock driver gate
10 circuits to be independent.

[0021]

[Effect of the Invention]

As described above, according to the present invention, by separating each of power supply lines and ground lines of clock signal driving portions for a plurality of
15 phases to be independent, it is possible to provide a clock driver circuit where switching noises that occur from a clock signal driving portion in each phase are not mutually affected through the power supply lines and the ground lines.

[Brief Description of Drawings]

FIG. 1 is a circuit diagram showing a configuration of a clock driver gate
20 circuit that relates to one embodiment of the present invention.

FIG. 2 is a diagram showing output waveforms and power supply waveforms of the clock driver circuit of FIG. 1.

FIG. 3 is an ideal waveform diagram of a non-overlapping two-phase clock.

FIG. 4 is a waveform diagram of a power supply including noise that occurs in
25 a non-overlapping two-phase clock driver circuit.

FIG. 5 is an output waveform diagram of a conventional non-overlapping two-phase clock driver circuit.

FIG. 6 is a diagram showing output waveforms and power supply waveforms of a conventional clock driver circuit.

30 [Description of Reference]

2; phase control circuit

- 3, 4; high potential power supply line (power supply line)
- 5, 6; ground power supply line (ground line)
- 11 to 14; clock driver gate circuit
- 15; high potential reference potential source
- 5 16; low potential reference potential source

BEST AVAILABLE COPY